Search
- Filter Results
- Location
- Classification
- Include attachments
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/02%3A_Assembly_Language/2.04%3A_Data_typesWhile an assembly language has no explicit data types, there are rules for how the data is accessed and stored. This section defines the rules for data access.
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/00%3A_Front_Matter/02%3A_InfoPageThe LibreTexts libraries are Powered by MindTouch ® and are supported by the Department of Education Open Textbook Pilot Project, the UC Davis Office of the Provost, the UC Davis Library, the Californ...The LibreTexts libraries are Powered by MindTouch ® and are supported by the Department of Education Open Textbook Pilot Project, the UC Davis Office of the Provost, the UC Davis Library, the California State University Affordable Learning Solutions Program, and Merlot.
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/05%3A_CPU_Implementation/5.04%3A_The_CPUThe result is stored back into the $ac, so the ClrAC line must be set to 0 to select the output from the ALU, and the WriteAC line is set to 1 to write the ALU result into the AC. For the stor operati...The result is stored back into the $ac, so the ClrAC line must be set to 0 to select the output from the ALU, and the WriteAC line is set to 1 to write the ALU result into the AC. For the stor operation, the MemWr is set to 1, which writes the value to the D port on the Data Memory to memory at the address specified at the A port (note the address comes from the immediate part of the instruction).
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/02%3A_Assembly_Language
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/05%3A_CPU_Implementation/5.01%3A_The_Sign_Extend_UnitThe immediate values which can be part of an instruction are 8 bits, and can be used as an input to the ALU. The question is how to fill in the high 8 bits when expanding immediate values from 8 to 16...The immediate values which can be part of an instruction are 8 bits, and can be used as an input to the ALU. The question is how to fill in the high 8 bits when expanding immediate values from 8 to 16 bits. Remember that all the immediate values passed to the CPU are integers; the top (left-most) bit of the value determines the sign. This is what the sign extend unit is doing, extending the 7 th bit to positions 8-15 to translate the 8-bit integer into a 16- bit integer.
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/01%3A_Introduction/1.02%3A_Comparisons_of_Computer_ArchitecturesIn a three-address architecture the 3 registers are the destination (where to write the results from the ALU), R d , and the two source registers providing the values to the ALU, R s and R t . This is...In a three-address architecture the 3 registers are the destination (where to write the results from the ALU), R d , and the two source registers providing the values to the ALU, R s and R t . This is shown in the following figure. A 2-address architecture is similar to a 3-address architecture, and the only difference being that only 2 registers are specified in the instruction, the first being used for both the destination of the operation and the first source to the ALU.
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)This purpose of this monograph is to break the abstract understanding of a computer, and to explain a computer’s behavior in completely in mechanistic terms. It will deal specifically with the Central...This purpose of this monograph is to break the abstract understanding of a computer, and to explain a computer’s behavior in completely in mechanistic terms. It will deal specifically with the Central Processing Unit (CPU) of the computer, as this is where the magic happens. All other parts of a computer can be seen as just providing information for the CPU to operate on.
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/05%3A_CPU_Implementation/5.05%3A_Implementing_the_CUIt is now possible to specify how to set the control wires from the CU. First the ALU opt is the value of bits 8-11 of the ALU, so these are split off and sent to control the ALU. The top 4 bits, bits...It is now possible to specify how to set the control wires from the CU. First the ALU opt is the value of bits 8-11 of the ALU, so these are split off and sent to control the ALU. The top 4 bits, bits 12-15, are used to set the other control wires, and from the previous discussion can be set according to the following table 2 . The CU is shown in the figure below. the value can be either 0 or 1 as it does not affect the working of the CPU.
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/05%3A_CPU_Implementation/5.02%3A_The_ALUTwo 16-bit values ($ac and Y) are sent to the CPU, and an adder is used to add the values and produce a result. If the bit is 0, an add operation is performed; if the bit is 1, a subtract operation is...Two 16-bit values ($ac and Y) are sent to the CPU, and an adder is used to add the values and produce a result. If the bit is 0, an add operation is performed; if the bit is 1, a subtract operation is performed. Note that all it does is XOR the Y bits with the flag value 0/1, and then add the flag to the adder via the carry in to the adder. The easiest way to do this is to check the carry-in and carry-out bits to the last full adder.
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/zz%3A_Back_Matter/01%3A_Index
- https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Implementing_a_One_Address_CPU_in_Logisim_(Kann)/03%3A_Machine_CodeMachine code is a representation of an assembly language program that the CPU hardware can understand. Since the CPU only understands binary, machine code is a binary language that controls the CPU. W...Machine code is a representation of an assembly language program that the CPU hardware can understand. Since the CPU only understands binary, machine code is a binary language that controls the CPU. When we write the machine binary code, to make it easier for a human to read, the code will be collected into groups of 4 bits, and the hexadecimal (base 16) result will be written.
